US DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTORNEYS DOCKET NUMBER 951/49166

FORM PTO-1390 (REV 5-93)

	TED/ELECTED OFFICE (DO/EO/US) CONCERNING A	US ADDITIONATION NO CELL TO THE LEVEL OF THE
DESIGNA	FILING UNDER 35	,	09/646006 /
INTERNATIONA PCT/EP99/01177	AL APPLICATION NO.	INTERNATIONAL FILING DATE 23 February 1999 (23-02-99)	PRIORITY DATE CLAIMED 10 March 1998 (10-03-98)
TITLE OF INVE	NTION DATA BUS FOR A PLURAI	LITY OF NODES /	
APPLICANT(S)	FOR DO/EO/US Martin PELLER		
Applicant herewit	h submits to the United States Designated/Ele	cted Office (DO/EO/US) the following items and	other information:
1. X This is	s a FIRST submission of items concerning a fi	iling under 35 U.S.C. 371.	1018E
2. This is	a SECOND or SUBSEQUENT submission	of items concerning a filing under 35 U.S.C. 371	SEP 1 1 2000 👼
<u> </u>		rocedures (35 U.S.C. 371(f) at any time rather that the limit set in 35 U.S.C. 371(b) and PCT Articles	nn delay
4. A prope	er Demand for International Preliminary Exar	nination was made by the 19th month from the ea	rliest claimed priority date.
5. X A copy	of the International Application as filed (35 U	J.S.C. 371(c)(2)).	
а. [X is transmitted herewith (required only if	not transmitted by the International Bureau).	
b. [has been transmitted by the International	Bureau	
с.	is not required, as the application was fil	ed in the United States Receiving Office (RO/US)
6. A trans	slation of the International Application into En	glish (35 U.S.C. 371(c)(2)).	
7. Amend	ments to the claims of the International Application	cation under PCT Article 19 (35 U.S.C. 371(c)(3))
a. [are transmitted herewith (required only i	f not transmitted by the International Bureau).	
b. [have been transmitted by the Internation	al Bureau.	
с. [have not been made; however, the time I	imit for making such amendments has NOT expir	red.
d. [have not been made and will not be mad	e.	
8. A trans	slation of the amendments to the claims under	PCT Article 19 (35 U.S.C. 371(c)(3)).	
9. X An oath	h or declaration of the inventor(s) (35 U.S.C.	371(c)(4)). (Unexecuted)	
, —	slation of the annexes to the International Preligion $S.C.371(c)(5)$.	minary Examination Report under PCT Article 3	6
Item 11. to 16. b	clow concern other document(s) or inform	nation included:	
11. An Info	ormation Disclosure Statement under 37 CFR	1.97 and 1.98.	
12. An assi	ignment document for recording. A separate c	over sheet in compliance with 37 CFR 3.28 and 3	.31 is included
13. X A FIRS	ST preliminary amendment.		
A SEC	OND or SUBSEQUENT preliminary amendr	nent.	
14. X A subst	titute specification.		
15. A chan	ge of power of attorney and/or address letter.		
	items or information:		
b. 1 Sheet Drawn c First page of P	Search Report ing showing Figure 1 ublished Application		

534 Rec'd PCT/PTO 11 SEP 2000

US APPLICATION NO. (if known	S APPLICATION NO. (if known, see 37 CFR 15 INTERNATIONAL APPLICATION NO		ATTORNEY'S DOCKET NUMBER			
U9/6460U6 PCT/EP99/01177		951/49166				
17. [X] The following fees are submitted:			CALCULATIONS	PTO USE ONLY		
Basic National Fee (37 CFR 1.492(a)(1)-(5)):					·	
Search Report has been prepared by the EPO or JPO				1		
but international search fee paid to USPTO (37 CFR 1.445(a)(2)						
international search fee (37CFR 1.445(a)(2) paid to USPTO \$ 970 00 International preliminary examination fee paid to USPTO (37 CFR 1.482)						
and all claims satisfie	ed provisions of PCT Article ENTER API	2 33(2)-(4)		\$840.00		
Surcharge of \$130,00 for	furnishing the oath or decla			\$130.00		
)	claimed priority date (37 CF		11,50	\$150.00	i	
Claims	Number Filed	Number Extra	Pota		L	
Total Claims	6-20=	Number Extra	Rate X \$18.00	\$	r	
Independent Claims	2-3=		X \$78.00	\$		
Multiple dependent claims		<u></u>	+ \$260.00	\$		
Walapie dependent claim.	````	TAL OF ABOVE CALC		\$970.00		
Paduation by 1/2 for filing	g by small entity, if applical			\$	<u> </u>	
	-	oc. Verified Small Entity St	atoment must	Ф		
also be filed. (Note 37 CF	R 1.9, 1.27, 1.28).	Si	UBTOTAL =	\$970.00		
Processing fee of \$130.00	for furnishing the English			\$		
			[]~~	•		
months nom the carnest c	months from the earliest claimed priority date (37 CFR 1.492(f)). + TOTAL NATIONAL FEE =					
Fee for recording the encl	osed assignment (37 CED 1			\$970.00 \$		
_	Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be					
accompanied by an appro	accompanied by an appropriate cover sheet (37 CFR 3.28,3.31). \$40.00 per property +			***************************************		
		TOTAL FEE E	NCLOSED =	\$970.00		
				Amount to be:	\$	
				refunded		
				charged	\$	
 a. [X] One check in the amount of \$970.00 for the filing fee is enclosed b. [] Please charge my Deposit Account No in the amount of \$ to cover the above fees. A duplicate copy of this sheet is enclosed. c. [X] The Commissioner is hereby authorized to charge any additional fees, which may be required, or credit any overpayment to 						
Deposit Account No. <u>05-1323</u> . A duplicate copy of this sheet is enclosed.						
NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1 137(a) or (b)) must be						
filed and granted to restore the application to pending status.						
SEND ALL CORRESPONDENCE TO:					. South the	
Evenson, McKeown, Edwards & Lenahan, P.L.L C.			SIGNATURE JUNGANOV			
1200 G Street, N.W., Suite 700			Vicent J. Sunderdick			
Washington, D.C. 20005			NAME			
Tel. No. (202) 628-8800				29,004		
Fax No. (202) 628-8844			REGISTRATION NUMBER			
			September 11, 2000			
DATE						

09/646006 534 Rec'd PCT/PTO 11 SEP 2000

Attorney Docket: 951/49166

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: MARTIN PELLER

Serial No.: NOT YET ASSIGNED PCT NO. PCT/EP99/01177

Filed: September 11, 2000

Title: DATA BUS FOR A PLURALITY OF NODES

PRELIMINARY AMENDMENT

Box PCT APPLICATION

Commissioner for Patents Washington, D.C. 20231

Sir:

Prior to examination, please amend the above-identified application as follows:

IN THE SPECIFICATION:

A substitute specification is submitted herewith.

IN THE CLAIMS:

Cancel Claims 1-4 and add new claims 5-10 as follows:

--5. A data bus for a plurality of nodes which exchange data with one another over at least one electrical line, said data bus comprising:

a plurality of data exchange module each having a first input for receiving input data from respective ones of said plurality of nodes and providing a corresponding electrical output signal;

a logic decision gate having a plurality of inputs with each input receiving said respective electrical output signal wherein a single output of said decision gate is connected to a second input of each of said plurality data exchange modules.

- 6. The data bus according to Claim 5, wherein each of said data exchanges comprises an opto-electrical transducer wherein an output of said nodes is connected through an optical transmission element to said opto-electronic transducer.
- 7. The data bus according according to Claim 5, further comprising a signal preparation circuit positioned between said logic decision gate and said second input of said data exchange wherein said signal preparation circuit includes means for adjusting the output signal to a pulse form.
- 8. The data bus according to Claim 5, further comprising additional logic decision gates positioned between an output of said signal preparation circuit and one of said nodes.
- 9. An improved method of exchanging data among a plurality of nodes, comprising the steps of:

providing a logical decision gate having a plurality of inputs corresponding to the number of plurality of nodes;

outputting information from each of said plurality of nodes;

converting said information into perspective electrical outputs;

providing said electrical outputs to said inputs of said logical decision gate; and providing an output of said logical decision gate transforming said output and providing said transformed output to an input of each of said nodes.

10. The method according to Claim 9, including the further step of providing a signal preparation circuit between said logic decision gate output and said plurality of nodes in order to provide a pulse formation adjustment of said output signal. --

IN THE ABSTRACT:

Please add an Abstract of the Disclosure submitted herewith on a separate page.

REMARKS

No new matter is added by the above amendment and applicant therefore request a full and thorough examination on the merits of this application containing Claim 5-10.

Entry of the amendments to the specification, claims and abstract before examination of the application is respectfully requested.

If there are any questions regarding this Preliminary Amendment or this application in general, a telephone call to the undersigned would be appreciated since this should expedite the prosecution of the application for all concerned.

It is respectfully requested that, if necessary to effect a timely response, this paper be considered as a Petition for an Extension of Time sufficient to effect a timely response and shortages in other fees, be charged, or any overpayment in fees be credited, to the Account of Evenson, McKeown, Edwards & Lenahan, P.L.L.C., Deposit Account No. 05-1323 (Docket #)951/49166.

September 11, 2000

Respectfully submitted,

Vincent J. Sunderdick Registration No. 29,004

VJS/rrt

EVENSON, McKEOWN, EDWARDS & LENAHAN 1200 G Street, N.W., Suite 700 Washington, DC 20005 Telephone No.: (202) 628-8800 Facsimile No.: (202) 628-8844

-- ABSTRACT OF THE DISCLOSURE

An arrangement for exchanging data among a plurality of nodes by providing a logical decision gate wherein inputs of the logical decision gate are providing with converted node output signal and wherein the output of the logical decision gate provides signals to each of said nodes through a respective signal converter. The signal converter outputs electrical signals to said logical decision gate. --

09/646006 534 Rec'd PCT/PTO 11 SEP 2000

Attorney Docket: 951/49166

951/49166 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: MARTIN PELLER

Serial No.: NOT YET ASSIGNED

PCT No. PCT/EP99/01177

Filed: September 11, 2000

Title: DATA BUS FOR A PLURALITY OF NODES

SUBMISSION OF SUBSTITUTE SPECIFICATION

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Attached is a Substitute Specification and a marked-up copy of the original specification. I certify that said substitute specification contains no new matter and includes the changes indicated in the marked-up copy of the original specification.

Respectfully submitted,

September 11, 2000

Vincent J. Sunderdick Registration No. 29,004

EVENSON, McKEOWN, EDWARDS & LENAHAN, P.L.L.C.

1200 G Street, N.W., Suite 700

Washington, DC 20005

Telephone No.: (202) 628-8800 Facsimile No.: (202) 628-8844

VJS/rrt

534 Rec'd POT/PTO 11 SEP 2000 6

Clean Specification PCT/EP99/01177

TITLE OF THE INVENTION

Data Bus for a Plurality of Nodes

This application claims the priority of German Patent Application 198 10 294.1, filed August 10, 1998 and PCT/EP99/01177 filed February 23, 1999, the disclosures of which are expressly incorporated by reference herein.

The invention relates to a star-shaped data bus for a plurality of nodes which exchange data with one another over at least one electric line. The circuit-technological realization of a data bus of this type is known in the form of an open collector circuit. An open collector circuit has the disadvantage that at high rates of transmission and many bus nodes a relatively small resistance value must be used as collector resistance in order to achieve a sufficient steepness of the edge of the signal information present in pulse form. This leads to high currents and the necessity of use of power transistors and power resistors as well as high power losses.

The objective of the invention is to provide a data bus of the type stated initially which makes possible interference-free bus communication with low circuit-technological expenditure even in the case of a large number of bus nodes.

20

5

5

The central element of the data bus according to the invention is the logical decision gate having inputs for receiving the signal outputs of the bus nodes. The logical decision gate requires for no expensive signal form processing devices. It transmits the signals unchanged in their form. Also the required power consumption is low even in the case of a large number of nodes.

The invention may be used with nodes which supply electrical output information as well as with nodes which generate optical output signals. The optical nodes are connected via opto-electric transducers on the data bus so that the signal outputs of the nodes, via each transducer of this type, are fed to the logical decision gate and the output of the logical decision gate is fed, via a common electric-optical transducer or else via individual transducers of this type, to the inputs of the nodes.

For a data bus which is configured as an open collector circuit it is known to provide signal form processing devices (cf. US 5,684,831). Therein a device of this type is provided for each node. The configuration according to the invention for the data bus with a logical decision gate now permits reducing the circuit-technological expenditure drastically. It is only

5

necessary to connect a single signal preparation circuit between the logical decision gate and the inputs of the nodes. This signal preparation circuit models the output signal of the logical decision gate with regard to pulse form. This can be accomplished with an adjustment of the form of the output signal to the form of the input signals or by an adaptation as is described in US 5,684,831. According to this method, the leading edges are flattened in order to be able to distinguish the usable signal from high-frequency interference signals with extreme edge steepness.

Finally, additional embodiments of the invention use additional logical decision gates which can be disposed between the output of the signal preparation circuit and at least one of the nodes. It is when possible to separate certain sections of the data bus, as needed, in order, for example, to separate a faultily functioning bus node or else to set several bus nodes into Sleep mode.

Other objects, advantages and novel features of the present invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The single figure shows schematically the layout of the data bus according to the invention which achieves reliable bus communication for a plurality of bus nodes with low circuit-technological expenditure.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A data bus serves to connect the nodes to one another which supply optical information. The output of the nodes (for the sake of comprehensibility two nodes T_n and T_{n+1} are indicated) are fed to inputs of opto-electric signal transducers S/E_n and S/E_{n+1} as input signals. The electric signals (Di_n , Di_{n+1}) output from these transducers are linked with an AND gate 1. The number of the input and outputs of the gate corresponds to the number of the bus nodes. The output 2 of the AND gate 1 drives all the inputs (Do_n , Do_{n+1}) of the transducers S/E_n and S/E_{n+1} which supply optical signals in the form of a pulse to the nodes via optical transmission segments.

In this manner each node receives all the information are issued by the other nodes as well as its own information.

20

5

The AND gate 1 has a significantly lower power consumption than the open collector circuit mentioned initially.

A signal preparation device SA at the output of the AND gate 1 eliminates, distortions of signal form, such as can arise through opto-electrical transducers (S/E $_{\rm n}$ and S/E $_{\rm n+1}$). For example, NRZ (non-return-to-zero) -coded signals which experience a distortion of up to 30% signal length through the transducer S/E can be brought into a form without pulse distortion.

For the signal preparation in the device SA, for example, the same sampling process can be used which is used for the individual nodes. It is also possible to use a special signal preparation process which takes into account the special auxiliary conditions in the data bus. Thereby data transmission is significantly more robust. It is possible to filter out brief glitches. The demands on the sampling process in the individual nodes can be set lower or the tolerance with respect to pulse distortion grows on one transmission segment. The sampling process is clearly less susceptible to quartz jitter. For the same robustness quartzes with lower frequency and less cost can be used.

The foregoing disclosure has been set forth merely to illustrate the invention and is not intended to be limiting. Since modifications of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and equivalents thereof.

5

Claims


- 1. Data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line characterized by the fact that the input signals of the star coupler are present in electrical form, that the star coupler contains a logical decision gate to whose inputs the outputs of the nodes are connected and to which the input signals are fed, and that the output of the decision gate is connected to the inputs of the nodes in a parallel manner.
- 2. Data bus according to Claim 1 characterized by the fact that at least one part of the nodes is connected via an optical transmission segment to opto-electrical transducers on the star coupler which are connected on the load side or on the line side.
- 3. Data bus according to Claim 1 or 2 characterized by the fact that a signal preparation circuit is disposed between the logical decision gate and the inputs of the nodes, said signal preparation circuit adjusting the output signal to the input signal with regard to pulse form.
- 4. Data bus according to one of the Claims 1 to 3 characterized

 20 by the fact that additional logical decision gates are disposed

 between the output of the signal preparation circuit and at least

 one part of the nodes.

Modul = module



TITLE OF THE INVENTION

534 Rec'd PCT/PTO 11 SEP 2000

Data Bus for a Plurality of Nodes

This application claims the priority of German Patent

Application 198 10 294.1, filed August 10, 1998 and

PCT/EP99/01177 filed February 23, 1999, the disclosures of which are expressly incorporated by reference herein.

The invention relates to a star-shaped data bus for a plurality of nodes which exchange data [telegrams] with one another over at least one electric line. The circuittechnological realization of a data bus of this type is known in the form of an open collector circuit. An open collector circuit has the disadvantage that at high rates of transmission and many bus nodes a relatively small resistance value must be used as collector resistance in order to achieve a sufficient steepness of the edge of the signal [telegrams] information present in pulse form. This leads to high currents and the necessity of use of power transistors and power resistors as well as high power losses [of power which are too high].

The objective of the invention is to provide a data bus of the type stated initially which makes possible interference-free bus communication with low circuit-technological expenditure even in the case of a large number of bus nodes.

[The invention realizes this objective with the characteristics of Claim 1.]

The central element of the data bus according to the invention is the logical decision gate [to whose] having inputs for receiving the signal outputs of the bus nodes [are fed]. The logical decision gate requires for [its use] no expensive signal form processing devices. It transmits the signals unchanged in their form. Also the required power consumption is low even in the case of a large number of nodes.

[Developments of the] The invention [are possible] may be used with nodes which supply electrical output [telegrams] information as well as with nodes which generate optical output signals. The [latter] optical nodes are connected via opto-electric transducers [in such a way] on the data bus so that the signal outputs of the nodes, via each transducer of this type, are fed to the logical decision gate and the output of the logical decision gate is fed, via a common electric-optical transducer or else via individual transducers of this type, to the inputs of the nodes.

For a data bus which is configured as an open collector circuit it is [prior art] known to provide signal form processing devices (cf. US 5,684,831). Therein a device of this type is provided for each node. The configuration

according to the invention for the data bus with a logical decision gate now permits reducing the circuit-technological expenditure drastically. It is only [still required to dispose] necessary to connect a single signal preparation circuit between the logical decision gate and the inputs of the nodes. [, said] This signal preparation circuit [modeling] models the output signal of the logical decision gate with regard to pulse form. This can be accomplished with an adjustment of the form of the output signal to the form of the input signals or [else also] by an adaptation as is described in US 5,684,831[A]. [Therein] According to this method, the leading edges are flattened in order to be able to distinguish the usable signal from high-frequency interference signals with extreme edge steepness [of edge].

Finally, [in the case of] additional [forms of embodiment]

embodiments of the invention[,] use additional logical

decision gates which can be disposed between the output of the

signal preparation circuit and at least one [part] of the

nodes. [Thereby it] It is when possible to separate certain

sections of the data bus, as needed, in order, for example, to

separate a faultily functioning bus node or else to set

several bus nodes into Sleep mode.

Other objects, advantages and novel features of the present invention will become apparent from the following detailed

description of the invention when considered in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[With the aid of the drawing, the invention will be explained in more detail.]

The single figure shows schematically the layout of the data bus according to the invention which achieves reliable bus communication for a plurality of bus nodes with low circuit-technological expenditure.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A data bus [shown in extract] serves to connect the nodes to one another which supply optical [telegrams] information. The [telegrams] output of the nodes (for the sake of comprehensibility two nodes T_n and T_{n+1} are indicated) are fed to inputs of opto-electric signal transducers S/E_n and S/E_{n+1} as input signals. The electric signals (Di_n , Di_{n+1}) output from [of] these transducers are linked with an AND gate 1. The number of the input and outputs of the gate corresponds to the number of the bus nodes. The output 2 of the AND gate 1 drives all the inputs (Do_n , Do_{n+1}) of the transducers S/E_n and S/E_{n+1} . [These] which supply optical signals in the form of a pulse [which supply these telegrams] to the nodes via optical transmission segments [not represented].

In this manner each node receives all the [telegrams which] information are issued by the other nodes as well as its own
[telegram] information.

[As already stated, the] <u>The</u> AND gate 1 has a significantly lower power consumption than the open collector circuit mentioned initially.

[Also shown is the use of a] \underline{A} signal preparation device SA at the output of the AND gate 1[. Thereby, for example,] eliminates, distortions of signal form, such as can arise through opto-electrical transducers (S/E $_n$ and S/E $_{n+1}$)[, can be eliminated]. For example, NRZ (non-return-to-zero) -coded signals which experience a distortion of up to 30% signal length through the transducer S/E can be brought into a form without pulse distortion.

For the signal preparation in the device SA, for example, the same sampling process can be used which is used for the individual nodes. It is also possible to use a special signal preparation process which takes into account the special auxiliary conditions in the data bus. Thereby data transmission is significantly more robust. It is possible to filter out brief glitches. The demands on the sampling process in the individual nodes can be set lower or the tolerance with respect to pulse distortion grows on one transmission segment.

The sampling process is clearly less susceptible to quartz jitter. For the same robustness quartzes with lower frequency and less cost can be used [whereby cost advantages follow].

The foregoing disclosure has been set forth merely to illustrate the invention and is not intended to be limiting.

Since modifications of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and equivalents thereof.

Data Bus for a Plurality of Nodes

Claims

- 1. Data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line characterized by the fact that the input signals of the star coupler are present in electrical form, that the star coupler contains a logical decision gate to whose inputs the outputs of the nodes are connected and to which the input signals are fed, and that the output of the decision gate is connected to the inputs of the nodes in a parallel manner.
- 2. Data bus according to Claim 1 characterized by the fact that at least one part of the nodes is connected via an optical transmission segment to opto-electrical transducers on the star coupler which are connected on the load side or on the line side.
- 3. Data bus according to Claim 1 or 2 characterized by the fact that a signal preparation circuit is disposed between the logical decision gate and the inputs of the nodes, said signal preparation circuit adjusting the output signal to the input signal with regard to pulse form.

4. Data bus according to one of the Claims 1 to 3
characterized by the fact that additional logical
decision gates are disposed between the output of the
signal preparation circuit and at least one part of the
nodes.

1/1

[figure]

Modul = module

WO 99/46898

Data Bus for a Plurality of Nodes

534 Rec'd PCT/PTO 11 SEP 2000

The invention relates to a star-shaped data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line. The circuittechnological realization of a data bus of this type is known in the form of an open collector circuit. An open collector circuit has the disadvantage that at high rates of transmission and many bus nodes a relatively small resistance value must be used as collector resistance in order to achieve a sufficient steepness of the edge of the signal telegrams present in pulse form. This leads to high currents and the necessity of use of power transistors and power resistors as well as losses of power which are too high.

The objective of the invention is to provide a data bus of the type stated initially which makes possible interference-free bus communication with low circuit-technological expenditure even in the case of a large number of bus nodes.

The invention realizes this objective with the characteristics of Claim 1.

The central element of the data bus according to the invention is the logical decision gate to whose inputs the signal outputs of the bus nodes are fed. The logical decision gate

requires for its use no expensive signal form processing devices. It transmits the signals unchanged in their form.

Also the required power consumption is low even in the case of a large number of nodes.

Developments of the invention are possible with nodes which supply electrical output telegrams as well as with nodes which generate optical output signals. The latter nodes are connected via opto-electric transducers in such a way on the data bus the signal outputs of the nodes via each transducer of this type are fed to the logical decision gate and the output of the logical decision gate is fed via a common electric-optical transducer or else via individual transducers of this type to the inputs of the nodes.

For a data bus which is configured as an open collector circuit it is prior art to provide signal form processing devices (cf. US 5,684,831). Therein a device of this type is provided for each node. The configuration according to the invention for the data bus with a logical decision gate now permits reducing the circuit-technological expenditure drastically. It is only still required to dispose a single signal preparation circuit between the logical decision gate and the inputs of the nodes, said signal preparation circuit modeling the output signal of the logical decision gate with regard to pulse form.

This can be an adjustment of the form of the output signal to the form of the input signals or else also an adaptation as is described in US 5,684,831 A. Therein the leading edges are flattened in order to be able to distinguish the usable signal from high-frequency interference signals with extreme steepness of edge.

Finally, in the case of additional forms of embodiment of the invention, additional logical decision gates can be disposed between the output of the signal preparation circuit and at least one part of the nodes. Thereby it is possible to separate certain sections of the data bus as needed in order, for example, to separate a faultily functioning bus node or else to set several bus nodes into Sleep mode.

With the aid of the drawing, the invention will be explained in more detail. The single figure shows schematically the layout of the data bus according to the invention which achieves reliable bus communication for a plurality of bus nodes with low circuit-technological expenditure.

A data bus shown in extract serves to connect the nodes to one another which supply optical telegrams. The telegrams of the nodes (for the sake of comprehensibility two nodes T_n and T_{n+1} are indicated) are fed to inputs of opto-electric signal

transducers S/E_n and S/E_{n+1} as input signals. The electric signals (Di_n, Di_n+1) of these transducers are linked with an AND gate 1. The number of the input and outputs of the gate corresponds to the number of the bus nodes. The output 2 of the AND gate 1 drives all the inputs (Do_n, Do_n+1) of the transducers S/E_n and S/E_{n+1} . These supply optical signals in the form of a pulse which supply these telegrams to the nodes via optical transmission segments not represented.

In this manner each node receives all the telegrams which are issued by the other nodes as well as its own telegram.

As already stated, the AND gate 1 has a significantly lower power consumption than the open collector circuit mentioned initially.

Also shown is the use of a signal preparation device SA at the output of the AND gate 1. Thereby, for example, distortions of signal form, such as can arise through opto-electrical transducers (S/E_n and S/E_{n+1}), can be eliminated. For example, NRZ (non-return-to-zero) -coded signals which experience a distortion of up to 30% signal length through the transducer S/E can be brought into a form without pulse distortion.

For the signal preparation in the device SA, for example, the same sampling process can be used which is used for the

individual nodes. It is also possible to use a special signal preparation process which takes into account the special auxiliary conditions in the data bus. Thereby data transmission is significantly more robust. It is possible to filter out brief glitches. The demands on the sampling process in the individual nodes can be set lower or the tolerance with respect to pulse distortion grows on one transmission segment. The sampling process is clearly less susceptible to quartz jitter. For the same robustness quartzes with lower frequency can be used whereby cost advantages follow.

Data Bus for a Plurality of Nodes

Claims


- 1. Data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line characterized by the fact that the input signals of the star coupler are present in electrical form, that the star coupler contains a logical decision gate to whose inputs the outputs of the nodes are connected and to which the input signals are fed, and that the output of the decision gate is connected to the inputs of the nodes in a parallel manner.
- 2. Data bus according to Claim 1 characterized by the fact that at least one part of the nodes is connected via an optical transmission segment to opto-electrical transducers on the star coupler which are connected on the load side or on the line side.
- 3. Data bus according to Claim 1 or 2 characterized by the fact that a signal preparation circuit is disposed between the logical decision gate and the inputs of the nodes, said signal preparation circuit adjusting the output signal to the input signal with regard to pulse form.

4. Data bus according to one of the Claims 1 to 3
characterized by the fact that additional logical
decision gates are disposed between the output of the
signal preparation circuit and at least one part of the
nodes.

1/1

[figure]

Modul = module



COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY (includes Reference to PCT International Applications)

ATTORNEY'S DOCKET NUMBER

951/49166

As a below named inventor, I hereby declare that:

I believe I am the or and joint inventor (it	office address and citizenship are as singinal, first and sole inventor (if only of plural names are listed below) of the aught on the invention entitled:	one name is listed below) or an	original, first d and for
Data Bus For A Plu	rality of Nodes		to a constant of the constant
the specification of	which (check only one item below):		
[]	is attached hereto.		
[]	was filed as United States application Serial No. on	n	
	and was amended		
[X]		7 /	
	on <u>February 23, 1999</u> and was amended under I		
		011111111111	(if applicable).
including the claim:	have reviewed and understand the co s, as amended by any amendment refer duty to disclose information which is redance with Title 37, Code of Federal	rred to above. material to the examination of the	
application(s) for p at least one country below any foreign a application(s) design	ign priority benefits under Title 35, Ur vatent or inventor's certificate or of any vother than the United States of Amer application(s) for patent or inventor's of gnating at least one country other than that the having a filing date before that of	PCT international application(sica listed below and have also itertificate or any PCT internation the United States of America fi	s) designating dentified nal iled by me on
IOR FOREIGN/PCT A	APPLICATION(S) AND ANY PRIOR	EITY CLAIMS UNDER 35 U.S	S.C. 119:
COUNTRY if PCT indicate PCT)	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 USC 119
rmany -	198 10 294.1	10 March 1998	[X] Yes [] No
			[] Yes [] No
			[] Yes [] No
			[] Yes [] No
			[] Yes [] No

Combined Declaration For Patent Application and Power of Attorney (Continued) (includes Reference to PCT international Applications				ATTORNEY'S DOCKET NUMBER 951/49166			
	application(s) claims of this 35, United Sta Regulations, § filing date of t	designating the United application is not discluded the Code, §112, I acknowledge of the State of the Code of the Code of the State of	i States of Amer osed in that/thos nowledge the du ed between the fi	tes Code, §120 of any United Stica that is/are listed below and, se prior application(s) in the matty to disclose material informatiling date of the prior application	insofar as the subje- nner provided by the ion as defined in Titen(s) and the national	ct matter of each of e first paragraph of tle 37, Code of Fede Il of PCT internation	the Title ral nal
	PRIOR U.S. A UNDER 35 U		PCT INTERNA	TIONAL APPLICATIONS D	ESIGNATING TH	E U.S. FOR DEINE	
	CNBERGS	U.S. APPLI	CATIONS		S	TATUS (Check on	
U.S. APPLICATION NUMBER		U.S. FILIN	U.S. FILING DATE		PENDING	ABANDONED	
	PCT	APPLICATIONS DI	ESIGNATING '	THE U.S.			
PCT A	APPLICATION	PCT FILING DATE	U.S. SERIAL NUMBERS ASSIGNED (IF ANY)				
8	application as	nd transact all business lartin Fleit, <u>Reg. No. 1</u> onald D. Evenson, Re	in the Patent ar <u>6,900:</u> Herbert g. No. 26,160: J	hereby appoint the following at ad Trademark Office connected I. Cantor, <u>Reg. No. 24,392;</u> Jan oseph D. Evans, <u>Reg. No. 26,24</u> 169; and Richard R. Diefendorf	therewith. (List nar nes F. McKeown, R 59; Gary R. Edward	ne and registration r eg. No. 25,406;	number)
Send	Correspondence to:	Evenson, Mo 1200 G Stre	et, N.W., Suite	ds & Lenahan, P.L.L.C.		Direct Telephone (name and telephone	hone number)
	FULL NAME OF INVENTOR	Washington, D.C. 20005 FAMILY NAME		FIRST GIVEN NAME		(202) 628-8800 SECOND GIVEN NAME	
201	RESIDENCE & CITIZENSHIP	CITY		STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP	
	POST OFFICE ADDRESS	Muenchen POST OFFICE ADDRESS		CITY		Germany STATE & ZIP CODE/COUNTRY	
	FULL NAME OF INVENTOR	Adelheidstr. 38 FAMILY NAME		Muenchen FIRST GIVEN NAME		D-80796, Germany SECOND GIVEN NAME	
202	RESIDENCE & CITIZENSHIP	CITY		STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP	
	POST OFFICE ADDRESS	POST OFFICE ADDRESS		СІТҮ		STATE & ZIP CODE/COUNTRY	
	FULL NAME OF INVENTOR	FAMILY NAME		FIRST GIVEN NAME		SECOND GIVEN NAME	
203	RESIDENCE & CITIZENSHIP	CITY		STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP	
	POST OFFICE ADDRESS CITY ADDRESS CITY			STATE & ZIP CODE/COUNTRY			
	belief are be like so made	lieved to be true: and f	urther that these e or imprisonme	my own knowledge are true and estatements were made with the nt, or both, under section 1001 lidity of the application or any	knowledge that will of Title 18 of the U	llful false statements nited States Code, a	and the
such willful false statements may jeopardize the val SIGNATURE OF INVENTOR 201 SIGNATURE			E OF INVENTOR 202	SIGNATURE OF INVENTOR 203			
DA	LE 08 [28]	2000	Date		DATE		